引用本文:罗继亮,邵辉,吴维敏,苏宏业.逻辑控制器设计与离散事件系统监控理论[J].控制理论与应用,2018,35(1):86~91.[点击复制]
LUO Ji-liang,Shao Hui,Wu Wei-min,Su Hong-ye.Synthesis of logical controllers and discrete-event systems supervisory control theory[J].Control Theory and Technology,2018,35(1):86~91.[点击复制]
逻辑控制器设计与离散事件系统监控理论
Synthesis of logical controllers and discrete-event systems supervisory control theory
摘要点击 2336  全文点击 1455  投稿时间:2016-12-07  修订日期:2017-05-27
查看全文  查看/发表评论  下载PDF阅读器
DOI编号  10.7641/CTA.2017.60929
  2018,35(1):86-91
中文关键词  可编程逻辑控制器  离散事件系统  现场可编程门阵列  监控理论
英文关键词  programmable logic controller  discrete event systems  field programmable gate array  supervisory control
基金项目  国家自然科学基金项目(61573158, 61374066, 61621002, 61773343), 浙江大学工业控制国家重点实验室自主课题(ICT 1607), 福建省科技计划 项目(2015H0026), 福建省自然科学基金项目(2017J01117)资助.
作者单位E-mail
罗继亮* 华侨大学 jlluo@hqu.edu.cn 
邵辉 华侨大学  
吴维敏 浙江大学  
苏宏业 浙江大学  
中文摘要
      物联网等通信技术将越来越多的控制元件集成起来, 导致系统规模快速增长, 逻辑控制规范也日益复杂, 任何逻辑错误都可能造成重大事故和人身灾难, 再加上“维数灾”问题, 安全可靠的逻辑控制程序的设计和调试面 临巨大的计算复杂性难题. 而离散事件系统监控理论旨在研究复杂控制规范的设计和实现问题, 将连锁、互斥、字 符串语言等复杂控制逻辑描述为自动机或Petri网, 然后转换为可编程逻辑控制器或现场可编程门阵列上执行的程 序代码. 本文综述了现有的逻辑控制器的形式化设计方法, 主要涉及如何利用监控理论(自动机或Petri网)来缩短程 序开发周期、提高程序可重用性和确保程序可靠性和安全性等问题.
英文摘要
      More and more control elements are incorporated into a single system by the information technology such as internet of things. Consequently, the scale of a control system increases quickly, and the control specification becomes more and more complicated. Any logic mistake that violates a given control specification may lead to a serious industrial failure and even security issue. Besides, there is a“state space explosion”for discrete event systems. These make a challenge for designing and debugging programs running in programmable logic controllers (PLCs) or field programmable gate arrays (FPGAs). The supervisory control theory of discrete event systems is to implement a given complicated logic specification by formal methods. The specification such as interlock, sequence, mutual exclusion, and language is expressed by a Petri net or automata. It is in turn translated into codes that can be executed by a PLC or FPGA. This paper surveys these formal methods for synthesis of logical controller, which are to shorten the costed time for control programs, to ease the reuse of them, and to increase the safety and reliability of them.